Tero Rintaluoma
a61785b6a1
ARMv6 optimized fdct4x4
...
Optimized fdct4x4 (8x4) for ARMv6 instruction set.
- No interlocks in Cortex-A8 pipeline
- One interlock cycle in ARM11 pipeline
- About 2.16 times faster than current C-code compiled with -O3
Change-Id: I60484ecd144365da45bb68a960d30196b59952b8
2011-03-21 13:33:45 +02:00
..
2011-03-21 13:33:45 +02:00
2011-03-11 08:51:21 -05:00
2011-02-10 15:09:44 -05:00
2011-03-11 05:56:02 -08:00
2011-03-11 10:48:42 +02:00
2011-03-11 12:36:28 +02:00
2010-10-25 09:23:29 -04:00
2011-02-10 15:09:44 -05:00
2011-02-10 15:09:44 -05:00
2010-09-09 10:01:21 -04:00
2010-09-09 10:01:21 -04:00
2010-09-09 10:01:21 -04:00
2011-03-11 13:04:50 -05:00
2011-03-11 13:04:50 -05:00
2011-02-14 16:34:33 -05:00
2011-02-24 14:35:18 -05:00
2010-09-09 10:01:21 -04:00
2011-02-10 15:09:44 -05:00
2010-09-09 10:01:21 -04:00
2011-03-11 10:52:51 +02:00
2011-03-11 06:06:04 -08:00
2010-10-21 14:04:20 -04:00
2011-03-11 08:24:23 -05:00
2011-02-10 13:40:24 -05:00
2011-02-10 15:09:44 -05:00
2010-09-09 10:01:21 -04:00
2011-03-11 11:06:51 -05:00
2011-03-11 04:55:05 -08:00
2011-02-10 15:09:44 -05:00
2011-03-11 13:04:50 -05:00
2011-02-10 15:09:44 -05:00
2011-02-10 15:09:44 -05:00
2011-02-10 15:09:44 -05:00
2010-09-09 10:01:21 -04:00
2011-02-18 09:12:20 -05:00
2010-09-09 10:01:21 -04:00
2011-03-11 10:59:34 -05:00
2010-09-09 10:01:21 -04:00
2011-03-11 13:04:50 -05:00
2011-02-08 16:50:43 -05:00
2010-10-27 13:36:31 -04:00
2010-09-09 10:01:21 -04:00
2011-02-10 15:09:44 -05:00
2011-03-11 08:51:22 -05:00
2011-03-10 11:32:48 -08:00
2011-01-06 14:00:30 -05:00
2010-12-14 10:32:50 -05:00
2011-02-10 15:09:44 -05:00
2010-09-09 10:01:21 -04:00
2011-02-10 15:09:44 -05:00
2010-10-27 13:00:30 -04:00
2011-03-11 08:51:21 -05:00