generic-library/bionic
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

ARM: Change dmb domain for bionic_atomic_barrier()

Browse Source 
This patch changes the domain that the memory barrier operates on. Assumes
that the scope of bionic_atomic_barrier() does not include device memory,
memory shared with the GPU or any other memory external to the processor
cluster.

Change-Id: I291e741c98a64c86f3a3cf99811bbf1e714ac9aa
Signed-off-by: Serban Constantinescu <serban.constantinescu@arm.com>
This commit is contained in:
Serban Constantinescu
2013-12-19 11:57:10 +00:00
committed by Elliott Hughes
parent 1afb375d30
commit 845c778fa6
4 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
libc/private/bionic_atomic_aarch64.h
View File

@@ -17,7 +17,7 @@
#define BIONIC_ATOMIC_AARCH64_H #define BIONIC_ATOMIC_AARCH64_H
/* For ARMv8, we can use the 'dmb' instruction directly */ /* For ARMv8, we can use the 'dmb' instruction directly */
__ATOMIC_INLINE__ void __bionic_memory_barrier(void) { __ATOMIC_INLINE__ void __bionic_memory_barrier() {
__asm__ __volatile__ ( "dmb ish" : : : "memory" ); __asm__ __volatile__ ( "dmb ish" : : : "memory" );
} }

4
libc/private/bionic_atomic_arm.h
View File

@@ -16,9 +16,9 @@
#ifndef BIONIC_ATOMIC_ARM_H #ifndef BIONIC_ATOMIC_ARM_H
#define BIONIC_ATOMIC_ARM_H #define BIONIC_ATOMIC_ARM_H
__ATOMIC_INLINE__ void __bionic_memory_barrier(void) { __ATOMIC_INLINE__ void __bionic_memory_barrier() {
#if defined(ANDROID_SMP) && ANDROID_SMP == 1 #if defined(ANDROID_SMP) && ANDROID_SMP == 1
__asm__ __volatile__ ( "dmb" : : : "memory" ); __asm__ __volatile__ ( "dmb ish" : : : "memory" );
#else #else
/* A simple compiler barrier. */ /* A simple compiler barrier. */
__asm__ __volatile__ ( "" : : : "memory" ); __asm__ __volatile__ ( "" : : : "memory" );

2
libc/private/bionic_atomic_gcc_builtin.h
View File

@@ -25,7 +25,7 @@
* the architecture-specific assembler versions. * the architecture-specific assembler versions.
*/ */
__ATOMIC_INLINE__ void __bionic_memory_barrier(void) { __ATOMIC_INLINE__ void __bionic_memory_barrier() {
__sync_synchronize(); __sync_synchronize();
} }

2
libc/private/bionic_atomic_inline.h
View File

@@ -25,7 +25,7 @@
* *
* Macros defined in this header: * Macros defined in this header:
* *
* void ANDROID_MEMBAR_FULL(void) * void ANDROID_MEMBAR_FULL()
* Full memory barrier. Provides a compiler reordering barrier, and * Full memory barrier. Provides a compiler reordering barrier, and
* on SMP systems emits an appropriate instruction. * on SMP systems emits an appropriate instruction.
*/ */