Andy Polyakov 985e4c4154 Mitigate the hazard of cache-collision timing attack on last round. The
only chance for T[ed]4 to get evicted in this module is when its cache
"overlaps" with last 128 bits of key schedule.
2006-06-28 08:52:16 +00:00
..
2006-06-09 15:44:59 +00:00
2006-02-04 01:45:59 +00:00
2006-04-11 21:34:21 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-06-09 15:44:59 +00:00
2006-06-05 09:42:31 +00:00
2006-02-04 01:45:59 +00:00
2006-02-28 19:52:15 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-02-04 01:45:59 +00:00
2006-06-05 09:37:55 +00:00
2006-01-29 23:12:22 +00:00
2006-04-11 21:34:21 +00:00
2006-02-04 01:45:59 +00:00
2006-04-11 21:34:21 +00:00
2006-03-11 11:54:27 +00:00
2006-03-06 17:58:25 +00:00
2006-02-15 14:45:31 +00:00
2005-04-12 16:15:22 +00:00
2006-06-12 06:46:18 +00:00
2000-02-01 02:21:16 +00:00
2005-05-03 21:05:06 +00:00
2006-05-01 13:35:03 +00:00
2001-07-05 10:20:07 +00:00
2005-12-27 21:27:39 +00:00
2003-11-28 13:10:58 +00:00