mirror of
https://github.com/intel/isa-l.git
synced 2024-12-12 17:33:50 +01:00
9203f96c2a
Change-Id: I9ffff9aee82d5d1ece51853b4709f13ccd80c8ad Signed-off-by: Roy Oursler <roy.j.oursler@intel.com>
142 lines
6.0 KiB
NASM
142 lines
6.0 KiB
NASM
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
; Copyright(c) 2011-2016 Intel Corporation All rights reserved.
|
|
;
|
|
; Redistribution and use in source and binary forms, with or without
|
|
; modification, are permitted provided that the following conditions
|
|
; are met:
|
|
; * Redistributions of source code must retain the above copyright
|
|
; notice, this list of conditions and the following disclaimer.
|
|
; * Redistributions in binary form must reproduce the above copyright
|
|
; notice, this list of conditions and the following disclaimer in
|
|
; the documentation and/or other materials provided with the
|
|
; distribution.
|
|
; * Neither the name of Intel Corporation nor the names of its
|
|
; contributors may be used to endorse or promote products derived
|
|
; from this software without specific prior written permission.
|
|
;
|
|
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
|
|
default rel
|
|
[bits 64]
|
|
|
|
%include "reg_sizes.asm"
|
|
|
|
extern isal_deflate_body_base
|
|
extern isal_deflate_body_01
|
|
extern isal_deflate_body_02
|
|
extern isal_deflate_body_04
|
|
extern isal_deflate_finish_base
|
|
extern isal_deflate_finish_01
|
|
|
|
extern isal_deflate_icf_body_lvl1_base
|
|
extern isal_deflate_icf_body_lvl1_01
|
|
extern isal_deflate_icf_body_lvl1_02
|
|
extern isal_deflate_icf_body_lvl1_04
|
|
extern isal_deflate_icf_finish_lvl1_base
|
|
extern isal_deflate_icf_finish_lvl1_01
|
|
extern isal_deflate_icf_finish_lvl2_base
|
|
|
|
extern isal_update_histogram_base
|
|
extern isal_update_histogram_01
|
|
extern isal_update_histogram_04
|
|
|
|
extern gen_icf_map_h1_base
|
|
|
|
extern encode_deflate_icf_base
|
|
extern encode_deflate_icf_04
|
|
|
|
extern set_long_icf_fg_base
|
|
|
|
%ifdef HAVE_AS_KNOWS_AVX512
|
|
extern encode_deflate_icf_06
|
|
extern set_long_icf_fg_06
|
|
extern gen_icf_map_lh1_06
|
|
%endif
|
|
|
|
extern crc32_gzip_base
|
|
extern crc32_gzip_01
|
|
|
|
extern adler32_base
|
|
extern adler32_avx2_4
|
|
extern adler32_sse
|
|
|
|
extern isal_deflate_hash_base
|
|
extern isal_deflate_hash_crc_01
|
|
|
|
extern isal_deflate_hash_mad_base
|
|
|
|
extern isal_deflate_icf_body_base
|
|
extern isal_deflate_icf_body_06
|
|
|
|
section .text
|
|
|
|
%include "multibinary.asm"
|
|
|
|
mbin_interface isal_deflate_body
|
|
mbin_dispatch_init5 isal_deflate_body, isal_deflate_body_base, isal_deflate_body_01, isal_deflate_body_02, isal_deflate_body_04
|
|
mbin_interface isal_deflate_finish
|
|
mbin_dispatch_init5 isal_deflate_finish, isal_deflate_finish_base, isal_deflate_finish_01, isal_deflate_finish_01, isal_deflate_finish_01
|
|
|
|
mbin_interface isal_deflate_icf_body_lvl1
|
|
mbin_dispatch_init5 isal_deflate_icf_body_lvl1, isal_deflate_icf_body_lvl1_base, isal_deflate_icf_body_lvl1_01, isal_deflate_icf_body_lvl1_02, isal_deflate_icf_body_lvl1_04
|
|
|
|
mbin_interface isal_deflate_icf_finish_lvl1
|
|
mbin_dispatch_init5 isal_deflate_icf_finish_lvl1, isal_deflate_icf_finish_lvl1_base, isal_deflate_icf_finish_lvl1_01, isal_deflate_icf_finish_lvl1_01, isal_deflate_icf_finish_lvl1_01
|
|
|
|
mbin_interface isal_deflate_icf_finish_lvl2
|
|
mbin_dispatch_init5 isal_deflate_icf_finish_lvl2, isal_deflate_icf_finish_lvl2_base, isal_deflate_icf_finish_lvl2_base, isal_deflate_icf_finish_lvl2_base, isal_deflate_icf_finish_lvl2_base
|
|
|
|
mbin_interface isal_update_histogram
|
|
mbin_dispatch_init5 isal_update_histogram, isal_update_histogram_base, isal_update_histogram_01, isal_update_histogram_01, isal_update_histogram_04
|
|
|
|
%ifdef HAVE_AS_KNOWS_AVX512
|
|
mbin_interface encode_deflate_icf
|
|
mbin_dispatch_init6 encode_deflate_icf, encode_deflate_icf_base, encode_deflate_icf_base, encode_deflate_icf_base, encode_deflate_icf_04, encode_deflate_icf_06
|
|
|
|
mbin_interface set_long_icf_fg
|
|
mbin_dispatch_init6 set_long_icf_fg, set_long_icf_fg_base, set_long_icf_fg_base, set_long_icf_fg_base, set_long_icf_fg_base, set_long_icf_fg_06
|
|
|
|
mbin_interface gen_icf_map_lh1
|
|
mbin_dispatch_init6 gen_icf_map_lh1, gen_icf_map_h1_base, gen_icf_map_h1_base, gen_icf_map_h1_base, gen_icf_map_h1_base, gen_icf_map_lh1_06
|
|
%else
|
|
mbin_interface encode_deflate_icf
|
|
mbin_dispatch_init5 encode_deflate_icf, encode_deflate_icf_base, encode_deflate_icf_base, encode_deflate_icf_base, encode_deflate_icf_04
|
|
|
|
mbin_interface set_long_icf_fg
|
|
mbin_dispatch_init5 set_long_icf_fg, set_long_icf_fg_base, set_long_icf_fg_base, set_long_icf_fg_base, set_long_icf_fg_base
|
|
|
|
mbin_interface gen_icf_map_lh1
|
|
mbin_dispatch_init5 gen_icf_map_lh1, gen_icf_map_h1_base, gen_icf_map_h1_base, gen_icf_map_h1_base, gen_icf_map_h1_base
|
|
%endif
|
|
|
|
mbin_interface crc32_gzip
|
|
mbin_dispatch_init_clmul crc32_gzip, crc32_gzip_base, crc32_gzip_01
|
|
|
|
mbin_interface isal_adler32
|
|
mbin_dispatch_init5 isal_adler32, adler32_base, adler32_sse, adler32_sse, adler32_avx2_4
|
|
|
|
mbin_interface isal_deflate_hash_lvl0
|
|
mbin_dispatch_init5 isal_deflate_hash_lvl0, isal_deflate_hash_base, isal_deflate_hash_crc_01, isal_deflate_hash_crc_01, isal_deflate_hash_crc_01
|
|
|
|
mbin_interface isal_deflate_hash_lvl2
|
|
mbin_dispatch_init5 isal_deflate_hash_lvl2, isal_deflate_hash_base, isal_deflate_hash_base, isal_deflate_hash_base, isal_deflate_hash_mad_base
|
|
|
|
%ifdef HAVE_AS_KNOWS_AVX512
|
|
mbin_interface isal_deflate_icf_body
|
|
mbin_dispatch_init6 isal_deflate_icf_body, isal_deflate_icf_body_base, isal_deflate_icf_body_base, isal_deflate_icf_body_base, isal_deflate_icf_body_base, isal_deflate_icf_body_06
|
|
%else
|
|
mbin_interface isal_deflate_icf_body
|
|
mbin_dispatch_init5 isal_deflate_icf_body, isal_deflate_icf_body_base, isal_deflate_icf_body_base, isal_deflate_icf_body_base, isal_deflate_icf_body_base
|
|
%endif
|