mirror of
https://github.com/intel/isa-l.git
synced 2024-12-13 17:57:08 +01:00
183385f02f
Some CPUs report "illegal instruction" error for the crc test because they do not support the relevant optional feature . This can be fixed by introducing CPU feature detection for AArch64 . The difference with the x86 implementation is the dispatcher . It is based on the glibc function `getauxval(AT_HWCAP)` and `getauxval(AT_HWCAP2)` , not registers or instructions . On a heterogeneous system (big.LITTLE) , it is dangerous to detect CPU features using identification registers . And while it is possible to use architectural feature registers from userspace on recent kernels, this won't necessarily work with older platforms . Thus we use the HW_CAPs exported from the kernel (and visible in getauxval) as the solution. - According to kernel suggestion , getauxval should be used for this purpose . - [CPU Feature detection](https://github.com/torvalds/linux/blob/master/Documentation/arm64/cpu-feature-registers.rst) - According to AAPCS result/paramter registers should be saved/restore for function call - [AAPCS](http://infocenter.arm.com/help/topic/com.arm.doc.ihi0055b/IHI0055B_aapcs64.pdf) - [GLibc](https://sourceware.org/git/gitweb.cgi?p=glibc.git;a=blob;f=sysdeps/aarch64/dl-trampoline.S) Signed-off-by: Jerry Yu <jerry.h.yu@arm.com> Change-Id: Ic9abe0d2268ac95537e1abf10acc642fc58a5054
62 lines
2.3 KiB
C
62 lines
2.3 KiB
C
/**********************************************************************
|
|
Copyright(c) 2019 Arm Corporation All rights reserved.
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
modification, are permitted provided that the following conditions
|
|
are met:
|
|
* Redistributions of source code must retain the above copyright
|
|
notice, this list of conditions and the following disclaimer.
|
|
* Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in
|
|
the documentation and/or other materials provided with the
|
|
distribution.
|
|
* Neither the name of Arm Corporation nor the names of its
|
|
contributors may be used to endorse or promote products derived
|
|
from this software without specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
**********************************************************************/
|
|
#include <aarch64_multibinary.h>
|
|
|
|
DEFINE_INTERFACE_DISPATCHER(xor_gen)
|
|
{
|
|
if (getauxval(AT_HWCAP) & HWCAP_ASIMD)
|
|
return PROVIDER_INFO(xor_gen_neon);
|
|
return PROVIDER_BASIC(xor_gen);
|
|
|
|
}
|
|
|
|
DEFINE_INTERFACE_DISPATCHER(xor_check)
|
|
{
|
|
if (getauxval(AT_HWCAP) & HWCAP_ASIMD)
|
|
return PROVIDER_INFO(xor_check_neon);
|
|
return PROVIDER_BASIC(xor_check);
|
|
|
|
}
|
|
|
|
DEFINE_INTERFACE_DISPATCHER(pq_gen)
|
|
{
|
|
if (getauxval(AT_HWCAP) & HWCAP_ASIMD)
|
|
return PROVIDER_INFO(pq_gen_neon);
|
|
return PROVIDER_BASIC(pq_gen);
|
|
|
|
}
|
|
|
|
DEFINE_INTERFACE_DISPATCHER(pq_check)
|
|
{
|
|
if (getauxval(AT_HWCAP) & HWCAP_ASIMD)
|
|
return PROVIDER_INFO(pq_check_neon);
|
|
return PROVIDER_BASIC(pq_check);
|
|
|
|
}
|