mirror of
https://github.com/intel/isa-l.git
synced 2024-12-12 09:23:50 +01:00
dbaf284e11
Compilation with clang gave warnings as per below. Arm64 is has a width of 64 bit and these warnings came up. In file included from igzip/aarch64/igzip_multibinary_aarch64_dispatcher.c:29: ./include/aarch64_multibinary.h:338:35: warning: value size does not match register size specified by the constraint and modifier [-Wasm-operand-widths] asm("mrs %0, MIDR_EL1 " : "=r" (id)); ^ ./include/aarch64_multibinary.h:338:12: note: use constraint modifier "w" asm("mrs %0, MIDR_EL1 " : "=r" (id)); ^~ %w0 1 warning generated. In file included from mem/aarch64/mem_aarch64_dispatcher.c:29: ./include/aarch64_multibinary.h:338:35: warning: value size does not match register size specified by the constraint and modifier [-Wasm-operand-widths] asm("mrs %0, MIDR_EL1 " : "=r" (id)); ^ ./include/aarch64_multibinary.h:338:12: note: use constraint modifier "w" asm("mrs %0, MIDR_EL1 " : "=r" (id)); ^~ %w0 1 warning generated. Signed-off-by: Bernd Schubert <bschubert@ddn.com> |
||
---|---|---|
.. | ||
aarch64_label.h | ||
aarch64_multibinary.h | ||
crc64.h | ||
crc.h | ||
erasure_code.h | ||
gf_vect_mul.h | ||
igzip_lib.h | ||
mem_routines.h | ||
memcpy.asm | ||
multibinary.asm | ||
raid.h | ||
reg_sizes.asm | ||
test.h | ||
unaligned.h |