mirror of
https://github.com/intel/isa-l.git
synced 2024-12-13 09:52:56 +01:00
447d9af75b
Signed-off-by: Pablo de Lara <pablo.de.lara.guarch@intel.com> Signed-off-by: Marcel Cornu <marcel.d.cornu@intel.com>
217 lines
5.0 KiB
NASM
217 lines
5.0 KiB
NASM
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
; Copyright(c) 2023 Intel Corporation All rights reserved.
|
|
;
|
|
; Redistribution and use in source and binary forms, with or without
|
|
; modification, are permitted provided that the following conditions
|
|
; are met:
|
|
; * Redistributions of source code must retain the above copyright
|
|
; notice, this list of conditions and the following disclaimer.
|
|
; * Redistributions in binary form must reproduce the above copyright
|
|
; notice, this list of conditions and the following disclaimer in
|
|
; the documentation and/or other materials provided with the
|
|
; distribution.
|
|
; * Neither the name of Intel Corporation nor the names of its
|
|
; contributors may be used to endorse or promote products derived
|
|
; from this software without specific prior written permission.
|
|
;
|
|
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
|
|
;;;
|
|
;;; gf_vect_dot_prod_avx2_gfni(len, vec, *g_tbls, **buffs, *dest);
|
|
;;;
|
|
|
|
%include "reg_sizes.asm"
|
|
%include "gf_vect_gfni.inc"
|
|
%include "memcpy.asm"
|
|
|
|
%if AS_FEATURE_LEVEL >= 10
|
|
|
|
%ifidn __OUTPUT_FORMAT__, elf64
|
|
%define arg0 rdi
|
|
%define arg1 rsi
|
|
%define arg2 rdx
|
|
%define arg3 rcx
|
|
%define arg4 r8
|
|
%define arg5 r9
|
|
|
|
%define tmp r11
|
|
%define tmp2 r10
|
|
%define tmp3 r12 ;must be saved and restored
|
|
%define tmp4 r13 ;must be saved and restored
|
|
|
|
%define func(x) x: endbranch
|
|
%macro FUNC_SAVE 0
|
|
push r12
|
|
push r13
|
|
%endmacro
|
|
%macro FUNC_RESTORE 0
|
|
pop r13
|
|
pop r12
|
|
%endmacro
|
|
%endif
|
|
|
|
%ifidn __OUTPUT_FORMAT__, win64
|
|
%define arg0 rcx
|
|
%define arg1 rdx
|
|
%define arg2 r8
|
|
%define arg3 r9
|
|
|
|
%define arg4 r12 ; must be saved, loaded and restored
|
|
%define arg5 r13 ; must be saved and restored
|
|
%define tmp r11
|
|
%define tmp2 r10
|
|
%define tmp3 r14
|
|
%define tmp4 r15
|
|
%define stack_size 0*16 + 5*8 ; must be an odd multiple of 8
|
|
%define arg(x) [rsp + stack_size + 8 + 8*x]
|
|
|
|
%define func(x) proc_frame x
|
|
%macro FUNC_SAVE 0
|
|
alloc_stack stack_size
|
|
mov [rsp + 0*8], r12
|
|
mov [rsp + 1*8], r13
|
|
mov [rsp + 2*8], r14
|
|
mov [rsp + 3*8], r15
|
|
end_prolog
|
|
mov arg4, arg(4)
|
|
%endmacro
|
|
|
|
%macro FUNC_RESTORE 0
|
|
mov r12, [rsp + 0*8]
|
|
mov r13, [rsp + 1*8]
|
|
mov r14, [rsp + 2*8]
|
|
mov r15, [rsp + 3*8]
|
|
add rsp, stack_size
|
|
%endmacro
|
|
%endif
|
|
|
|
|
|
%define len arg0
|
|
%define vec arg1
|
|
%define mul_array arg2
|
|
%define src arg3
|
|
%define dest1 arg4
|
|
%define ptr arg5
|
|
%define vec_i tmp2
|
|
%define pos rax
|
|
|
|
|
|
%ifndef EC_ALIGNED_ADDR
|
|
;;; Use Un-aligned load/store
|
|
%define XLDR vmovdqu
|
|
%define XSTR vmovdqu
|
|
%else
|
|
;;; Use Non-temporal load/stor
|
|
%ifdef NO_NT_LDST
|
|
%define XLDR vmovdqa
|
|
%define XSTR vmovdqa
|
|
%else
|
|
%define XLDR vmovntdqa
|
|
%define XSTR vmovntdq
|
|
%endif
|
|
%endif
|
|
|
|
%define xgft1 ymm2
|
|
|
|
%define x0 ymm0
|
|
%define xp1 ymm1
|
|
|
|
default rel
|
|
[bits 64]
|
|
section .text
|
|
|
|
;;
|
|
;; Encodes 32 bytes of all "k" sources into 32 bytes (single parity disk)
|
|
;;
|
|
%macro ENCODE_32B 0
|
|
vpxor xp1, xp1, xp1
|
|
mov tmp, mul_array
|
|
xor vec_i, vec_i
|
|
|
|
%%next_vect:
|
|
mov ptr, [src + vec_i]
|
|
XLDR x0, [ptr + pos] ;Get next source vector (32 bytes)
|
|
add vec_i, 8
|
|
|
|
vbroadcastsd xgft1, [tmp]
|
|
add tmp, 8
|
|
|
|
GF_MUL_XOR VEX, x0, xgft1, xgft1, xp1
|
|
|
|
cmp vec_i, vec
|
|
jl %%next_vect
|
|
|
|
XSTR [dest1 + pos], xp1
|
|
%endmacro
|
|
|
|
;;
|
|
;; Encodes less than 32 bytes of all "k" sources and updates single parity disk
|
|
;;
|
|
%macro ENCODE_LT_32B 1
|
|
%define %%LEN %1
|
|
|
|
vpxor xp1, xp1, xp1
|
|
mov tmp, mul_array
|
|
xor vec_i, vec_i
|
|
|
|
%%next_vect:
|
|
mov ptr, [src + vec_i]
|
|
simd_load_avx2 x0, ptr + pos, %%LEN, tmp3, tmp4 ;Get next source vector
|
|
add vec_i, 8
|
|
|
|
vbroadcastsd xgft1, [tmp]
|
|
add tmp, 8
|
|
|
|
GF_MUL_XOR VEX, x0, xgft1, xgft1, xp1
|
|
|
|
cmp vec_i, vec
|
|
jl %%next_vect
|
|
|
|
lea tmp, [dest1 + pos]
|
|
simd_store_avx2 tmp, xp1, %%LEN, tmp3, tmp4 ;Store updated encoded data
|
|
%endmacro
|
|
|
|
align 16
|
|
mk_global gf_vect_dot_prod_avx2_gfni, function
|
|
func(gf_vect_dot_prod_avx2_gfni)
|
|
FUNC_SAVE
|
|
xor pos, pos
|
|
shl vec, 3 ;vec *= 8. Make vec_i count by 8
|
|
|
|
cmp len, 32
|
|
jb .len_lt_32
|
|
|
|
.loop32:
|
|
|
|
ENCODE_32B
|
|
|
|
add pos, 32 ;Loop on 32 bytes at a time
|
|
sub len, 32
|
|
cmp len, 32
|
|
jge .loop32
|
|
|
|
.len_lt_32:
|
|
cmp len, 0
|
|
jle .exit
|
|
|
|
ENCODE_LT_32B len
|
|
.exit:
|
|
vzeroupper
|
|
|
|
FUNC_RESTORE
|
|
ret
|
|
|
|
endproc_frame
|
|
%endif ; if AS_FEATURE_LEVEL >= 10
|