mirror of
https://github.com/intel/isa-l.git
synced 2024-12-13 17:57:08 +01:00
61164e105b
New crc unit adds three different polynomials: T10dif, ieee and iscsi. Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
150 lines
4.4 KiB
NASM
150 lines
4.4 KiB
NASM
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
; Copyright(c) 2011-2015 Intel Corporation All rights reserved.
|
|
;
|
|
; Redistribution and use in source and binary forms, with or without
|
|
; modification, are permitted provided that the following conditions
|
|
; are met:
|
|
; * Redistributions of source code must retain the above copyright
|
|
; notice, this list of conditions and the following disclaimer.
|
|
; * Redistributions in binary form must reproduce the above copyright
|
|
; notice, this list of conditions and the following disclaimer in
|
|
; the documentation and/or other materials provided with the
|
|
; distribution.
|
|
; * Neither the name of Intel Corporation nor the names of its
|
|
; contributors may be used to endorse or promote products derived
|
|
; from this software without specific prior written permission.
|
|
;
|
|
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
|
|
%ifndef _REG_SIZES_ASM_
|
|
%define _REG_SIZES_ASM_
|
|
|
|
%ifdef __NASM_VER__
|
|
%ifidn __OUTPUT_FORMAT__, win64
|
|
%error nasm not supported in windows
|
|
%else
|
|
%define endproc_frame
|
|
%endif
|
|
%endif
|
|
|
|
%define EFLAGS_HAS_CPUID (1<<21)
|
|
%define FLAG_CPUID1_ECX_CLMUL (1<<1)
|
|
%define FLAG_CPUID1_EDX_SSE2 (1<<26)
|
|
%define FLAG_CPUID1_ECX_SSE3 (1)
|
|
%define FLAG_CPUID1_ECX_SSE4_1 (1<<19)
|
|
%define FLAG_CPUID1_ECX_SSE4_2 (1<<20)
|
|
%define FLAG_CPUID1_ECX_POPCNT (1<<23)
|
|
%define FLAG_CPUID1_ECX_AESNI (1<<25)
|
|
%define FLAG_CPUID1_ECX_OSXSAVE (1<<27)
|
|
%define FLAG_CPUID1_ECX_AVX (1<<28)
|
|
%define FLAG_CPUID1_EBX_AVX2 (1<<5)
|
|
|
|
%define FLAG_CPUID7_EBX_AVX2 (1<<5)
|
|
%define FLAG_CPUID7_EBX_AVX512F (1<<16)
|
|
%define FLAG_CPUID7_EBX_AVX512DQ (1<<17)
|
|
%define FLAG_CPUID7_EBX_AVX512IFMA (1<<21)
|
|
%define FLAG_CPUID7_EBX_AVX512PF (1<<26)
|
|
%define FLAG_CPUID7_EBX_AVX512ER (1<<27)
|
|
%define FLAG_CPUID7_EBX_AVX512CD (1<<28)
|
|
%define FLAG_CPUID7_EBX_AVX512BW (1<<30)
|
|
%define FLAG_CPUID7_EBX_AVX512VL (1<<31)
|
|
%define FLAG_CPUID7_ECX_AVX512VBMI (1<<1)
|
|
|
|
%define FLAGS_CPUID7_ECX_AVX512_G1 (FLAG_CPUID7_EBX_AVX512F | FLAG_CPUID7_EBX_AVX512VL | FLAG_CPUID7_EBX_AVX512BW | FLAG_CPUID7_EBX_AVX512CD | FLAG_CPUID7_EBX_AVX512DQ)
|
|
|
|
%define FLAG_XGETBV_EAX_XMM (1<<1)
|
|
%define FLAG_XGETBV_EAX_YMM (1<<2)
|
|
%define FLAG_XGETBV_EAX_XMM_YMM 0x6
|
|
%define FLAG_XGETBV_EAX_ZMM_OPM 0xe0
|
|
|
|
%define FLAG_CPUID1_EAX_AVOTON 0x000406d0
|
|
%define FLAG_CPUID1_EAX_STEP_MASK 0xfffffff0
|
|
|
|
; define d and w variants for registers
|
|
|
|
%define raxd eax
|
|
%define raxw ax
|
|
%define raxb al
|
|
|
|
%define rbxd ebx
|
|
%define rbxw bx
|
|
%define rbxb bl
|
|
|
|
%define rcxd ecx
|
|
%define rcxw cx
|
|
%define rcxb cl
|
|
|
|
%define rdxd edx
|
|
%define rdxw dx
|
|
%define rdxb dl
|
|
|
|
%define rsid esi
|
|
%define rsiw si
|
|
%define rsib sil
|
|
|
|
%define rdid edi
|
|
%define rdiw di
|
|
%define rdib dil
|
|
|
|
%define rbpd ebp
|
|
%define rbpw bp
|
|
%define rbpb bpl
|
|
|
|
%define ymm0x xmm0
|
|
%define ymm1x xmm1
|
|
%define ymm2x xmm2
|
|
%define ymm3x xmm3
|
|
%define ymm4x xmm4
|
|
%define ymm5x xmm5
|
|
%define ymm6x xmm6
|
|
%define ymm7x xmm7
|
|
%define ymm8x xmm8
|
|
%define ymm9x xmm9
|
|
%define ymm10x xmm10
|
|
%define ymm11x xmm11
|
|
%define ymm12x xmm12
|
|
%define ymm13x xmm13
|
|
%define ymm14x xmm14
|
|
%define ymm15x xmm15
|
|
|
|
%define DWORD(reg) reg %+ d
|
|
%define WORD(reg) reg %+ w
|
|
%define BYTE(reg) reg %+ b
|
|
|
|
%define XWORD(reg) reg %+ x
|
|
|
|
%ifidn __OUTPUT_FORMAT__,elf32
|
|
section .note.GNU-stack noalloc noexec nowrite progbits
|
|
section .text
|
|
%endif
|
|
%ifidn __OUTPUT_FORMAT__,elf64
|
|
section .note.GNU-stack noalloc noexec nowrite progbits
|
|
section .text
|
|
%endif
|
|
%ifidn __OUTPUT_FORMAT__, macho64
|
|
%define elf64 macho64
|
|
%endif
|
|
|
|
%macro slversion 4
|
|
section .text
|
|
global %1_slver_%2%3%4
|
|
global %1_slver
|
|
%1_slver:
|
|
%1_slver_%2%3%4:
|
|
dw 0x%4
|
|
db 0x%3, 0x%2
|
|
%endmacro
|
|
|
|
%endif ; ifndef _REG_SIZES_ASM_
|