generic-library/isa-l
1
0
Fork 0
mirror of https://github.com/intel/isa-l.git synced 2025-01-07 15:22:25 +01:00
Code Issues Projects Releases Wiki Activity
578 Commits 6 Branches 19 Tags 6.8 MiB
9c7e3b9f22
Commit Graph

3 Commits

Author SHA1 Message Date
Chunsong Feng
e297ecae7a crc16: Accelerate T10DIF performance with prefetch and pmull2 
The memory block size calculated by t10dif is generally 512 bytes in
sectors. prefetching can effectively reduce cache misses.Use ldp instead
of ldr to reduce the number of instructions, pmull+pmull2 can resuce
register access. The perf test result shows that the performance is
improved by 5x ~ 14x after optimization.

Change-Id: Ibd3f08036b6a45443ffc15f808fd3b467294c283
Signed-off-by: Chunsong Feng <fengchunsong@huawei.com>
 2022-03-31 09:58:04 -07:00
Zhiyuan Zhu
f3993f5c0b crc: Fix dynamic relocation link failure on Arm 
This issue occurs when dynamic compilation is used
and gcc's -fsanitize memory detection option is turned on.

[Log] relocation truncated to fit: R_AARCH64_LD_PREL_LO19 against `.rodata'

Change-Id: Ic2f82264610552f347e043f82ac5ebafc93748e2
Signed-off-by: Zhiyuan Zhu <zhiyuan.zhu@arm.com>
 2019-10-11 15:37:29 -07:00
Zhiyuan Zhu
a46da529d9 crc: optimize crc with arm64 assembly 
Change-Id: I49166ee06b3ad24babb90aeb0b834d8aacfc2d03
Signed-off-by: Zhiyuan Zhu <zhiyuan.zhu@arm.com>
 2019-06-21 17:02:16 +08:00