generic-library/isa-l
1
0
Fork 0
mirror of https://github.com/intel/isa-l.git synced 2024-12-12 17:33:50 +01:00
Code Issues Projects Releases Wiki Activity
556 Commits 5 Branches 18 Tags 6.8 MiB
908726e255
Commit Graph

3 Commits

Author SHA1 Message Date
luo rixin
bee5180a15 erasure_code: Fix text relocation on aarch64 
Here is the bug report on ceph. https://tracker.ceph.com/issues/48681

Change-Id: Ie1c60a71f28c1a169c8899a621be9bb455f5e244
Signed-off-by: luo rixin <luorixin@huawei.com>
 2021-01-08 15:23:15 -07:00
Hang Li
02a86dfb3f erasure_code: modify eor way in aarch64 neon codes 
Change-Id: I9fb9219c5f280ed88194ec63234af046a5a036ae
Signed-off-by: Hang Li <lihang48@hisilicon.com>
 2019-11-01 15:31:33 -07:00
Zhou Xiong
d7848c1d05 Implement aarch64 neon for erasure code. 
1.Replace below erasure code interfaces to arm neon interface by mbin_interface function.
	ec_encode_data
	gf_vect_mul
	gf_vect_dot_prod
	gf_vect_mad
	ec_encode_data_update

2.Utilise arm neon instrution to accelerate GF(2^8) set compute by 128bit registor.

Change-Id: Ib0ecbfbd1837d2b1f823d26815c896724d2d22e4
Signed-off-by: Zhou Xiong <zhouxiong13@huawei.com>
 2019-10-25 11:09:03 -07:00