generic-library/isa-l
1
0
Fork 0
mirror of https://github.com/intel/isa-l.git synced 2025-02-21 06:37:40 +01:00
Code Issues Projects Releases Wiki Activity

igzip: Use SHLX and SHRX in encode_df_asm

Browse Source 
Change-Id: Ic3165579587c905d8e347b35efa6cbedb5dbf5f3
Signed-off-by: Roy Oursler <roy.j.oursler@intel.com>
This commit is contained in:
Roy Oursler 2016-12-12 15:25:06 -05:00 committed by Greg Tucker
parent 01dfbcc484
commit fb13462fac
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
igzip/encode_df_asm.asm
View File

@ -102,14 +102,14 @@ encode_deflate_icf_ %+ ARCH:
; sym: 31:24 length; 23:0 code
mov tmp2, sym
and sym, 0xFFFFFF
shl sym, cl
SHLX sym, sym, rcx
shr tmp2, 24
or bits, sym
add rcx, tmp2
; insert dist code
movzx tmp, WORD(dsym)
shl tmp, cl
SHLX tmp, tmp, rcx
or bits, tmp
mov tmp, dsym
shr tmp, 24
@ -118,7 +118,7 @@ encode_deflate_icf_ %+ ARCH:
; insert dist extra bits
shr data, EXTRA_BITS_OFFSET
add ptr, 4
shl data, cl
SHLX data, data, rcx
or bits, data
shr dsym, 16
and dsym, 0xFF
@ -131,7 +131,7 @@ encode_deflate_icf_ %+ ARCH:
add out_buf, tmp
mov tmp, rcx
and rcx, ~7
shr bits, cl
SHRX bits, bits, rcx
mov rcx, tmp
and rcx, 7
@ -146,7 +146,7 @@ encode_deflate_icf_ %+ ARCH:
; add out_buf, tmp
; mov tmp, rcx
; and rcx, ~7
; shr bits, cl
; SHRX bits, bits, rcx
; mov rcx, tmp
; and rcx, 7