generic-library/isa-l
1
0
Fork 0
mirror of https://github.com/intel/isa-l.git synced 2025-10-29 20:59:43 +01:00
Code Issues Projects Releases Wiki Activity

crc: Add vec version of crc32_gzip_refl when avx avail

Browse Source 
Change-Id: I4a069c318c809dcd21a6ebc47d3e0d1c131599ea
Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
This commit is contained in:
Greg Tucker
2020-01-27 16:38:34 -07:00
parent ad22a90686
commit d4131bb3d3
5 changed files with 580 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
include/multibinary.asm
View File

@@ -152,8 +152,9 @@
; 1-> function name
; 2-> base function
; 3-> SSE4_1 and CLMUL optimized function
; 4-> AVX/02 opt func
;;;;;
%macro mbin_dispatch_init_clmul 3
%macro mbin_dispatch_init_clmul 4
section .text
%1_dispatch_init:
push mbin_rsi
@@ -165,13 +166,26 @@
mov eax, 1
cpuid
lea mbin_rbx, [%3 WRT_OPT] ; SSE opt func
; Test for SSE4.2
mov ebx, ecx ; save cpuid1.ecx
test ecx, FLAG_CPUID1_ECX_SSE4_1
jz _%1_init_done
test ecx, FLAG_CPUID1_ECX_CLMUL
cmovne mbin_rsi, mbin_rbx
jz _%1_init_done
lea mbin_rsi, [%3 WRT_OPT] ; SSE possible so use 00/01 opt
;; Test for XMM_YMM support/AVX
test ecx, FLAG_CPUID1_ECX_OSXSAVE
je _%1_init_done
xor ecx, ecx
xgetbv ; xcr -> edx:eax
and eax, FLAG_XGETBV_EAX_XMM_YMM
cmp eax, FLAG_XGETBV_EAX_XMM_YMM
jne _%1_init_done
test ebx, FLAG_CPUID1_ECX_AVX
je _%1_init_done
lea mbin_rsi, [%4 WRT_OPT] ; AVX/02 opt
_%1_init_done:
pop mbin_rdx
pop mbin_rcx