generic-library/isa-l
1
0
Fork 0
mirror of https://github.com/intel/isa-l.git synced 2024-12-12 09:23:50 +01:00
Code Issues Projects Releases Wiki Activity

Update release notes for v2.21 additions

Browse Source 
Change-Id: I940bd2289d679fb40c2416db3258ef83fbc81c29
Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
This commit is contained in:
Greg Tucker 2017-12-20 18:33:54 -07:00
parent 35dc4f0b0c
commit cf9cf4b430
1 changed files with 18 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
Release_notes.txt
View File

@ -1,4 +1,4 @@
v2.20 Intel Intelligent Storage Acceleration Library Release Notes v2.21 Intel Intelligent Storage Acceleration Library Release Notes
================================================================== ==================================================================
RELEASE NOTE CONTENTS RELEASE NOTE CONTENTS
@ -66,6 +66,23 @@ v2.10
3. CHANGE LOG & FEATURES ADDED 3. CHANGE LOG & FEATURES ADDED
------------------------------ ------------------------------
v2.21
* Igzip improvements
- New compression levels added. ISA-L fast deflate now has more levels to
balance speed vs. target compression level. Level 0, 1 are as in previous
generations. New levels 2 & 3 target higher compression roughly comparable
to zlib levels 2-3. Level 3 is currently only optimized for processors with
AVX512 instructions.
* New T10dif & copy function - crc16_t10dif_copy()
- CRC and copy was added to emulate T10dif operations such as DIF insert and
strip. This function stitches together CRC and memcpy operations
eliminating an extra data read.
* CRC32 iscsi performance improvements
- Fixes issue under some distributions where warm cache performance was
reduced.
v2.20 v2.20