generic-library/isa-l
1
0
Fork 0
mirror of https://github.com/intel/isa-l.git synced 2024-12-12 09:23:50 +01:00
Code Issues Projects Releases Wiki Activity

Avoid using x18 register

Browse Source 
Signed-off-by: Taiju Yamada <tyamada@bi.a.u-tokyo.ac.jp>
This commit is contained in:
Taiju Yamada 2024-03-08 09:00:47 +09:00 committed by Marcel Cornu
parent 14ec878aae
commit 38279f5e9e
6 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
erasure_code/aarch64/gf_6vect_mad_neon.S
View File

@ -61,7 +61,7 @@ x_tbl3 .req x15
x_tbl4 .req x16 x_tbl4 .req x16
x_tbl5 .req x17 x_tbl5 .req x17
x_tbl6 .req x_tbl x_tbl6 .req x_tbl
x_const .req x18 x_const .req x0
/* vectors */ /* vectors */
v_mask0f .req v0 v_mask0f .req v0

2
igzip/aarch64/igzip_decode_huffman_code_block_aarch64.S
View File

@ -273,7 +273,7 @@ declare Macros
declare_generic_reg arg2, 2, x declare_generic_reg arg2, 2, x
declare_generic_reg state, 11,x declare_generic_reg state, 11,x
declare_generic_reg start_out, 18,x declare_generic_reg start_out, 29,x
declare_generic_reg read_in, 3,x declare_generic_reg read_in, 3,x
declare_generic_reg read_in_length, 4,w declare_generic_reg read_in_length, 4,w

2
igzip/aarch64/igzip_deflate_body_aarch64.S
View File

@ -95,7 +95,7 @@ skip_has_hist:
declare_generic_reg m_out_start, 15,x declare_generic_reg m_out_start, 15,x
declare_generic_reg m_out_end, 16,x declare_generic_reg m_out_end, 16,x
declare_generic_reg m_bits, 17,x declare_generic_reg m_bits, 17,x
declare_generic_reg m_bit_count, 18,w declare_generic_reg m_bit_count, 2,w
declare_generic_reg start_in, 19,x declare_generic_reg start_in, 19,x
declare_generic_reg end_in, 20,x declare_generic_reg end_in, 20,x

2
igzip/aarch64/igzip_deflate_finish_aarch64.S
View File

@ -97,7 +97,7 @@ skip_has_hist:
declare_generic_reg m_out_start, 15,x declare_generic_reg m_out_start, 15,x
declare_generic_reg m_out_end, 16,x declare_generic_reg m_out_end, 16,x
declare_generic_reg m_bits, 17,x declare_generic_reg m_bits, 17,x
declare_generic_reg m_bit_count, 18,w declare_generic_reg m_bit_count, 2,w
declare_generic_reg start_in, 19,x declare_generic_reg start_in, 19,x
declare_generic_reg end_in, 20,x declare_generic_reg end_in, 20,x

2
igzip/aarch64/isal_deflate_icf_body_hash_hist.S
View File

@ -107,7 +107,7 @@ void isal_deflate_icf_body_hash_hist_base(struct isal_zstream *stream);
declare_generic_reg param2, 2,x declare_generic_reg param2, 2,x
/* local variable */ /* local variable */
declare_generic_reg level_buf, 18,x declare_generic_reg level_buf, 17,x
declare_generic_reg avail_in, 13,w declare_generic_reg avail_in, 13,w
declare_generic_reg end_in, 13,x declare_generic_reg end_in, 13,x
declare_generic_reg start_in, 19,x declare_generic_reg start_in, 19,x

2
igzip/aarch64/isal_deflate_icf_finish_hash_hist.S
View File

@ -117,7 +117,7 @@ void isal_deflate_icf_finish_hash_hist_aarch64(struct isal_zstream *stream);
declare_generic_reg next_in, 8,x declare_generic_reg next_in, 8,x
declare_generic_reg next_out, 10,x declare_generic_reg next_out, 10,x
declare_generic_reg next_out_iter, 5,x declare_generic_reg next_out_iter, 5,x
declare_generic_reg file_start, 18,x declare_generic_reg file_start, 17,x
declare_generic_reg last_seen, 14,x declare_generic_reg last_seen, 14,x
declare_generic_reg literal_code, 9,w declare_generic_reg literal_code, 9,w