6df42f9874
* qatar/master: SBR DSP: fix SSE code to not use SSE2 instructions. cpu: initialize mask to -1, so that by default, optimizations are used. error_resilience: initialize s->block_index[]. svq3: protect against negative quantizers. Don't use ff_cropTbl[] for IDCT. swscale: make filterPos 32bit. FATE: add CPUFLAGS variable, mapping to -cpuflags avconv option. avconv: add -cpuflags option for setting supported cpuflags. cpu: add av_set_cpu_flags_mask(). libx264: Allow overriding the sliced threads option avconv: fix counting encoded video size. Conflicts: doc/APIchanges doc/fate.texi doc/ffmpeg.texi ffmpeg.c libavcodec/h264idct_template.c libavcodec/svq3.c libavutil/avutil.h libavutil/cpu.c libavutil/cpu.h libswscale/swscale.c tests/Makefile tests/fate-run.sh tests/regression-funcs.sh Merged-by: Michael Niedermayer <michaelni@gmx.at>
74 lines
3.0 KiB
C
74 lines
3.0 KiB
C
/*
|
|
* Copyright (c) 2000, 2001, 2002 Fabrice Bellard
|
|
*
|
|
* This file is part of FFmpeg.
|
|
*
|
|
* FFmpeg is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* FFmpeg is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with FFmpeg; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef AVUTIL_CPU_H
|
|
#define AVUTIL_CPU_H
|
|
|
|
#include "attributes.h"
|
|
|
|
#define AV_CPU_FLAG_FORCE 0x80000000 /* force usage of selected flags (OR) */
|
|
|
|
/* lower 16 bits - CPU features */
|
|
#define AV_CPU_FLAG_MMX 0x0001 ///< standard MMX
|
|
#define AV_CPU_FLAG_MMX2 0x0002 ///< SSE integer functions or AMD MMX ext
|
|
#define AV_CPU_FLAG_3DNOW 0x0004 ///< AMD 3DNOW
|
|
#define AV_CPU_FLAG_SSE 0x0008 ///< SSE functions
|
|
#define AV_CPU_FLAG_SSE2 0x0010 ///< PIV SSE2 functions
|
|
#define AV_CPU_FLAG_SSE2SLOW 0x40000000 ///< SSE2 supported, but usually not faster
|
|
#define AV_CPU_FLAG_3DNOWEXT 0x0020 ///< AMD 3DNowExt
|
|
#define AV_CPU_FLAG_SSE3 0x0040 ///< Prescott SSE3 functions
|
|
#define AV_CPU_FLAG_SSE3SLOW 0x20000000 ///< SSE3 supported, but usually not faster
|
|
#define AV_CPU_FLAG_SSSE3 0x0080 ///< Conroe SSSE3 functions
|
|
#define AV_CPU_FLAG_ATOM 0x10000000 ///< Atom processor, some SSSE3 instructions are slower
|
|
#define AV_CPU_FLAG_SSE4 0x0100 ///< Penryn SSE4.1 functions
|
|
#define AV_CPU_FLAG_SSE42 0x0200 ///< Nehalem SSE4.2 functions
|
|
#define AV_CPU_FLAG_AVX 0x4000 ///< AVX functions: requires OS support even if YMM registers aren't used
|
|
#define AV_CPU_FLAG_CMOV 0x1000000 ///< supports cmov instruction
|
|
#define AV_CPU_FLAG_XOP 0x0400 ///< Bulldozer XOP functions
|
|
#define AV_CPU_FLAG_FMA4 0x0800 ///< Bulldozer FMA4 functions
|
|
#define AV_CPU_FLAG_IWMMXT 0x0100 ///< XScale IWMMXT
|
|
#define AV_CPU_FLAG_ALTIVEC 0x0001 ///< standard
|
|
|
|
/**
|
|
* Return the flags which specify extensions supported by the CPU.
|
|
*/
|
|
int av_get_cpu_flags(void);
|
|
|
|
/**
|
|
* Disables cpu detection and forces the specified flags.
|
|
*/
|
|
void av_force_cpu_flags(int flags);
|
|
|
|
/**
|
|
* Set a mask on flags returned by av_get_cpu_flags().
|
|
* This function is mainly useful for testing.
|
|
* Please use av_force_cpu_flags() and av_get_cpu_flags() instead which are more flexible
|
|
*
|
|
* @warning this function is not thread safe.
|
|
*/
|
|
attribute_deprecated void av_set_cpu_flags_mask(int mask);
|
|
|
|
/* The following CPU-specific functions shall not be called directly. */
|
|
int ff_get_cpu_flags_arm(void);
|
|
int ff_get_cpu_flags_ppc(void);
|
|
int ff_get_cpu_flags_x86(void);
|
|
|
|
#endif /* AVUTIL_CPU_H */
|