ARM: simplify inline asm with 64-bit operands
Signed-off-by: Mans Rullgard <mans@mansr.com>
This commit is contained in:
@@ -59,19 +59,16 @@ static inline av_const int MULH(int a, int b)
|
||||
|
||||
static inline av_const int64_t MUL64(int a, int b)
|
||||
{
|
||||
union { uint64_t x; unsigned hl[2]; } x;
|
||||
__asm__ ("smull %0, %1, %2, %3"
|
||||
: "=r"(x.hl[0]), "=r"(x.hl[1]) : "r"(a), "r"(b));
|
||||
return x.x;
|
||||
int64_t x;
|
||||
__asm__ ("smull %Q0, %R0, %1, %2" : "=r"(x) : "r"(a), "r"(b));
|
||||
return x;
|
||||
}
|
||||
#define MUL64 MUL64
|
||||
|
||||
static inline av_const int64_t MAC64(int64_t d, int a, int b)
|
||||
{
|
||||
union { uint64_t x; unsigned hl[2]; } x = { d };
|
||||
__asm__ ("smlal %0, %1, %2, %3"
|
||||
: "+r"(x.hl[0]), "+r"(x.hl[1]) : "r"(a), "r"(b));
|
||||
return x.x;
|
||||
__asm__ ("smlal %Q0, %R0, %1, %2" : "+r"(d) : "r"(a), "r"(b));
|
||||
return d;
|
||||
}
|
||||
#define MAC64(d, a, b) ((d) = MAC64(d, a, b))
|
||||
#define MLS64(d, a, b) MAC64(d, -(a), b)
|
||||
|
||||
Reference in New Issue
Block a user