82fa43febc
libc/kernel/tools/update_all.py script. This patch ignores any changes to libc/kernel directory not related to MIPS architecture. Change-Id: I2c9e461dccb7c33eb4420be2db1a562f45137c8d Signed-off-by: Raghu Gandham <raghu@mips.com> Signed-off-by: Chris Dearman <chris@mips.com>
67 lines
2.7 KiB
C
67 lines
2.7 KiB
C
/****************************************************************************
|
|
****************************************************************************
|
|
***
|
|
*** This header was automatically generated from a Linux kernel header
|
|
*** of the same name, to make information necessary for userspace to
|
|
*** call into the kernel available to libc. It contains only constants,
|
|
*** structures, and macros generated from the original header, and thus,
|
|
*** contains no copyrightable information.
|
|
***
|
|
*** To edit the content of this header, modify the corresponding
|
|
*** source file (e.g. under external/kernel-headers/original/) then
|
|
*** run bionic/libc/kernel/tools/update_all.py
|
|
***
|
|
*** Any manual change here will be lost the next time this script will
|
|
*** be run. You've been warned!
|
|
***
|
|
****************************************************************************
|
|
****************************************************************************/
|
|
#ifndef __ASM_CPU_INFO_H
|
|
#define __ASM_CPU_INFO_H
|
|
#include <asm/cache.h>
|
|
struct cache_desc {
|
|
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
|
|
unsigned int waysize;
|
|
unsigned short sets;
|
|
unsigned char ways;
|
|
unsigned char linesz;
|
|
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
|
|
unsigned char waybit;
|
|
unsigned char flags;
|
|
};
|
|
#define MIPS_CACHE_NOT_PRESENT 0x00000001
|
|
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
|
|
#define MIPS_CACHE_VTAG 0x00000002
|
|
#define MIPS_CACHE_ALIASES 0x00000004
|
|
#define MIPS_CACHE_IC_F_DC 0x00000008
|
|
#define MIPS_IC_SNOOPS_REMOTE 0x00000010
|
|
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
|
|
#define MIPS_CACHE_PINDEX 0x00000020
|
|
struct cpuinfo_mips {
|
|
unsigned long udelay_val;
|
|
unsigned long asid_cache;
|
|
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
|
|
unsigned long options;
|
|
unsigned long ases;
|
|
unsigned int processor_id;
|
|
unsigned int fpu_id;
|
|
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
|
|
unsigned int cputype;
|
|
int isa_level;
|
|
int tlbsize;
|
|
struct cache_desc icache;
|
|
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
|
|
struct cache_desc dcache;
|
|
struct cache_desc scache;
|
|
struct cache_desc tcache;
|
|
int srsets;
|
|
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
|
|
int core;
|
|
void *data;
|
|
} __attribute__((aligned(SMP_CACHE_BYTES)));
|
|
#define current_cpu_data cpu_data[smp_processor_id()]
|
|
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
|
|
#define raw_current_cpu_data cpu_data[raw_smp_processor_id()]
|
|
#define cpu_name_string() __cpu_name[smp_processor_id()]
|
|
#endif
|