generic-library/bionic
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Generate the uapi headers for mips and x86/x86_64.

Browse Source 
Bug: 11559337
Change-Id: I23b1a43e7bfa8fa6f9df7e59d2e731a0ec52dafc
This commit is contained in:
Elliott Hughes
2013-11-08 11:45:48 -08:00
parent 486c8616ac
commit abd626117c
101 changed files with 9482 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

28
libc/kernel/uapi/asm-mips/asm/cachectl.h Normal file
View File

@@ -0,0 +1,28 @@
/****************************************************************************
****************************************************************************
***
*** This header was automatically generated from a Linux kernel header
*** of the same name, to make information necessary for userspace to
*** call into the kernel available to libc. It contains only constants,
*** structures, and macros generated from the original header, and thus,
*** contains no copyrightable information.
***
*** To edit the content of this header, modify the corresponding
*** source file (e.g. under external/kernel-headers/original/) then
*** run bionic/libc/kernel/tools/update_all.py
***
*** Any manual change here will be lost the next time this script will
*** be run. You've been warned!
***
****************************************************************************
****************************************************************************/
#ifndef _ASM_CACHECTL
#define _ASM_CACHECTL
#define ICACHE (1<<0)
#define DCACHE (1<<1)
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
#define BCACHE (ICACHE|DCACHE)
#define CACHEABLE 0
#define UNCACHEABLE 1
#endif
/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */