bionic/libc/arch-mips/syscalls/sched_yield.S

20 lines
300 B
ArmAsm
Raw Normal View History

/* Generated by gensyscalls.py. Do not edit. */
#include <private/bionic_asm.h>
ENTRY(sched_yield)
.set noreorder
.cpload t9
li v0, __NR_sched_yield
syscall
bnez a3, 1f
move a0, v0
j ra
nop
1:
la t9,__set_errno
j t9
nop
.set reorder
END(sched_yield)